Memory computation circuit and method

ABSTRACT

A circuit includes a memory array, a write circuit configured to store data in memory cells of the memory array, a read circuit configured to retrieve the stored data from the memory cells of the memory array, and a computation circuit configured to perform one or more logic operations on the retrieved stored data. The memory array is positioned between the write circuit and the read circuit.

PRIORITY CLAIM

The present application is a continuation of U.S. application Ser. No.16/405,822, filed May 7, 2019, now U.S. Pat. No. 10,839,894, whichclaims the priority of U.S. Provisional Application No. 62/691,903,filed Jun. 29, 2018, which are incorporated herein by reference in theirentireties.

BACKGROUND

Memory arrays are often used to store and access data used for varioustypes of computations such as logic or mathematical operations. Toperform these operations, data bits are moved between the memory arraysand circuits used to perform the computations. In some cases,computations include multiple layers of operations, and the results of afirst operation are used as input data in a second operation.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the followingdetailed description when read with the accompanying figures. It isnoted that, in accordance with the standard practice in the industry,various features are not drawn to scale. In fact, the dimensions of thevarious features may be arbitrarily increased or reduced for clarity ofdiscussion.

FIG. 1 is a diagram of a memory circuit, in accordance with someembodiments.

FIG. 2A is a diagram of a system, in accordance with some embodiments.

FIG. 2B is a diagram of a network circuit, in accordance with someembodiments.

FIG. 2C is a diagram of a neural network circuit, in accordance withsome embodiments.

FIG. 3 is a diagram of a memory circuit, in accordance with someembodiments.

FIG. 4 is a diagram of a memory cell circuit, in accordance with someembodiments.

FIG. 5 is a plot of memory circuit operating parameters, in accordancewith some embodiments.

FIG. 6 is a flowchart of a method of performing an in-memorycomputation, in accordance with some embodiments.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, orexamples, for implementing different features of the provided subjectmatter. Specific examples of components, values, operations, materials,arrangements, or the like, are described below to simplify the presentdisclosure. These are, of course, merely examples and are not intendedto be limiting. Other components, values, operations, materials,arrangements, or the like, are contemplated. For example, the formationof a first feature over or on a second feature in the description thatfollows may include embodiments in which the first and second featuresare formed in direct contact, and may also include embodiments in whichadditional features may be formed between the first and second features,such that the first and second features may not be in direct contact. Inaddition, the present disclosure may repeat reference numerals and/orletters in the various examples. This repetition is for the purpose ofsimplicity and clarity and does not in itself dictate a relationshipbetween the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,”“above,” “upper” and the like, may be used herein for ease ofdescription to describe one element or feature's relationship to anotherelement(s) or feature(s) as illustrated in the figures. The spatiallyrelative terms are intended to encompass different orientations of thedevice in use or operation in addition to the orientation depicted inthe figures. The apparatus may be otherwise oriented (rotated 90 degreesor at other orientations) and the spatially relative descriptors usedherein may likewise be interpreted accordingly.

In various embodiments, a circuit includes a memory array positionedbetween a write circuit and a read circuit. The write circuit storesdata in the memory array based on data received at an input port, andthe read circuit retrieves stored data for a computation circuit thatoutputs result data to an output port. By performing this in-memorycomputation in which data flows from the input port to the output port,the circuit is capable of reducing data movement compared to approachesthat do not perform such in-memory computations, particularly in casesin which the circuit is used in one or more layers of a network circuitsuch as a neural network.

In some embodiments, the circuit performs in-memory computations byoperating at least one segment of the memory array separately from atleast one other segment of the memory array, and is further capable ofreducing data movement compared to approaches in which a circuitperforms computations based on multiple memory arrays that do notoperate segments separately.

FIG. 1 is a diagram of a memory circuit 100, in accordance with someembodiments. Memory circuit 100 includes a memory array 110, a rowdecode circuit 120, a write circuit 130, a write control circuit 140, aread circuit 150, a read control circuit 160, a computation circuit 170,and a control circuit 180.

Memory array 110 is positioned between and coupled with each one ofwrite circuit 130 and read circuit 150. Read circuit 150 is positionedbetween and coupled with each one of memory array 110 and computationcircuit 170. Write control circuit 140 is adjacent to and coupled withwrite circuit 130; row decode circuit 120 is adjacent to and coupledwith memory array 110; and read control circuit 160 is adjacent to andcoupled with read circuit 150.

In the embodiment depicted in FIG. 1, both write circuit 130 and writecontrol circuit 140 are positioned at the top of memory array 110, andread circuit 150, read control circuit 160, and computation circuit 170are positioned at the bottom of memory array 110. In some embodiments,both write circuit 130 and write control circuit 140 are positioned atthe bottom of memory array 110, and read circuit 150, read controlcircuit 160, and computation circuit 170 are positioned at the top ofmemory array 110.

Row decode circuit 120 is positioned between and coupled with each oneof write control circuit 140 and read control circuit 160. Controlcircuit 180 is coupled with each one of write control circuit 140, rowdecode circuit 120, read control circuit 160, and computation circuit170. In some embodiments, control circuit 180 is not coupled with one ormore of write control circuit 140, row decode circuit 120, read controlcircuit 160, or computation circuit 170.

Two or more circuit elements are considered to be coupled based on oneor more direct signal connections and/or one or more indirect signalconnections that include one or more logic devices, e.g., an inverter orlogic gate, between the two or more circuit elements. In someembodiments, signal communications between the two or more coupledcircuit elements are capable of being modified, e.g., inverted or madeconditional, by the one or more logic devices.

In the embodiment depicted in FIG. 1, control circuit 180 is adjacent toeach one of write control circuit 140, row decode circuit 120, readcontrol circuit 160, and computation circuit 170. In variousembodiments, control circuit 180 is positioned apart from one or more ofwrite control circuit 140, row decode circuit 120, read control circuit160, or computation circuit 170, and/or control circuit 180 includes oneor more of write control circuit 140, row decode circuit 120, readcontrol circuit 160, or computation circuit 170.

In some embodiments, memory circuit 100 does not include control circuit180, and one or more of row decode circuit 120, write control circuit140, read control circuit 160, or computation circuit 170 is configuredto receive one or more control signals (not shown) from one or morecircuits, e.g., a processor 210 discussed below with respect to FIG. 2A,external to memory circuit 100.

Memory array 110 is an array of memory cells 112 arranged in rows andcolumns. In the embodiment depicted in FIG. 1, memory array 110 includesa segment 110A including one or more columns of memory cells 112, and asegment 110B including one or more columns of memory cells 112. Invarious embodiments, memory array 110 includes a single segment, orgreater than two segments, each segment including one or more columns ofmemory cells 112. In some embodiments, memory array 110 includes one ormore of memory array segments 310X[1] . . . 310X[N] and/or 310W[1] . . .310W[N], discussed below with respect to FIG. 3.

In embodiments in which memory array 110 includes more than one segment,memory circuit 100 is configured to operate at least one segmentseparately from at least one other segment, as discussed below.

A memory cell 112 of memory array 110 includes electrical,electromechanical, electromagnetic, or other devices configured to storebit data represented by logical states.

Each column of a number C columns of memory cells 112 is coupled with acorresponding bit line of bit lines 114[1] . . . 114[C] through whichthe logical states are programmed in a write operation and detected in aread operation. Each row of a number R rows of memory cells 112 iscoupled with a corresponding word line of word lines 116[1] . . . 116[R]through which the memory cell 112 is selected in the read and writeoperations.

In some embodiments, a logical state corresponds to a voltage level ofan electrical charge stored in a given memory cell 112. In someembodiments, a logical state corresponds to a physical property, e.g., aresistance or magnetic orientation, of a component of a given memorycell 112.

In some embodiments, memory cells 112 include static random-accessmemory (SRAM) cells. In various embodiments, SRAM cells includefive-transistor (5T) SRAM cells, six-transistor (6T) SRAM cells,eight-transistor (8T) SRAM cells, nine-transistor (9T) SRAM cells, orSRAM cells having other numbers of transistors. In some embodiments,memory cells 112 include dynamic random-access memory (DRAM) cells orother memory cell types capable of storing bit data. In someembodiments, memory cells 112 include memory cells 412X and 412W,discussed below with respect to FIG. 4.

Row decode circuit 120 is an electronic circuit configured to generateone or more word line signals (not labeled) on word lines 116[1] . . .116[R] based on one or more control signals (not shown) received fromcontrol circuit 180 or from one or more circuits, e.g., processor 210discussed below with respect to FIG. 2A, external to memory circuit 100.The one or more word line signals are capable of causing one or morememory cells 112 to become activated during read and write operations,thereby selecting the one or more memory cells 112 during a read orwrite operation.

In some embodiments, row decode circuit 120 is configured to select anentirety of a given row of memory cells 112 during a read or writeoperation. In some embodiments, during a read or write operation, rowdecode circuit 120 is configured to select one or more subsets of agiven row of memory cells 112 by generating one or more subsets of wordline signals on one or more subsets of word lines 116[1] . . . 116[R],memory circuit 100 thereby being configured in part to operate at leastone segment, e.g., segment 110A, of memory array 110 separately from atleast one other segment, e.g., segment 110B, of memory array 110.

In some embodiments, row decode circuit 120 includes row decode circuit320 configured to generate one or more of word line signals WX[1] . . .WX[M] on word lines 316X[1] . . . 316X[M] or word line signals WW[1] . .. WW[M] on word lines 316W[1] . . . 316W[M], discussed below withrespect to FIG. 3.

Write circuit 130 is an electronic circuit configured to generatevoltage levels corresponding to logical states on bit lines 114[1] . . .114[C] during a write operation, the one or more memory cells 112selected during the write operation thereby being programmed to logicalstates based on the voltage levels on bit lines 114[1] . . . 114[C]. Inthe embodiment depicted in FIG. 1, each memory cell 112 is coupled witha single one of bit lines 114[1] . . . 114[C], and write circuit 130 isconfigured to output a single voltage level on the single one of bitlines 114[1] . . . 114[C] corresponding to a given memory cell 112. Insome embodiments, each memory cell 112 is coupled with a pair of bitlines of bit lines 114[1] . . . 114[C], and write circuit 130 isconfigured to output complementary voltage levels on the pair of bitlines of bit lines 114[1] . . . 114[C] corresponding to a given memorycell 112.

Write circuit 130 is configured to generate the voltage levels based ondata IN received at an input port 100-I, and on one or more controlsignals (not shown) received from write control circuit 140 or from oneor more circuits, e.g., processor 210 discussed below with respect toFIG. 2A, external to memory circuit 100.

A port, e.g., input port 100-I, is a plurality of electrical connectionsconfigured to conduct one or more signals, e.g., data IN, in and/or outof a circuit or portion of a circuit. Data IN includes a plurality ofvoltage levels, each voltage level being carried on one or moreelectrical connections of input port 100-I and corresponding to alogical state of a data bit of data IN.

In some embodiments, write circuit 130 is configured to generate the oneor more voltage levels for an entirety of the columns of memory cells112 during a write operation. In some embodiments, during a writeoperation, write circuit 130 is configured to write to one or moresubsets of the columns of memory cells 112, memory circuit 100 therebybeing configured in part to operate at least one segment, e.g., segment110A, of memory array 110 separately from at least one other segment,e.g., segment 110B, of memory array 110.

In some embodiments, memory circuit 100 is configured so that writecircuit 130 writes to the one or more subsets of the columns of memorycells 112 based on the one or more subsets of the columns of memorycells 112 being activated by row decoder 120 during a write operation asdiscussed above. In some embodiments, write circuit 130 is configured towrite to one or more subsets of the columns of memory cells 112 bymasking one or more portions of data IN during a write operation.

Write control circuit 140 is an electronic circuit configured togenerate and output the one or more control signals to write circuit 130based on one or more control signals (not shown) received from controlcircuit 180 or from one or more circuits, e.g., processor 210 discussedbelow with respect to FIG. 2A, external to memory circuit 100.

Read circuit 150 is an electronic circuit configured to receive voltagesignals (not labeled) on one or more of bit lines 114[1] . . . 114[C]during a read operation, the voltage signals being based on the logicalstates of the one or more memory cells 112 selected during the readoperation. Read circuit 150 is configured to determine the logicalstates of the one or more memory cells 112 selected during the readoperation based on the voltage signals on the one or more of bit lines114[1] . . . 114[C]. In some embodiments, read circuit 150 includes oneor more sense amplifiers, e.g., sense amplifier SA discussed below withrespect to FIG. 3, configured to determine the logical states of the oneor more memory cells 112.

In the embodiment depicted in FIG. 1, each memory cell 112 is coupledwith a single bit line of bit lines 114[1] . . . 114[C], and readcircuit 150 is configured to determine the logical state of a givenmemory cell 112 based on the voltage signal on the single bit line ofbit lines 114[1] . . . 114[C] corresponding to the given memory cell112. In some embodiments, each memory cell 112 is coupled with a pair ofbit lines of bit lines 114[1] . . . 114[C], and read circuit 150 isconfigured to determine the logical state of a given memory cell 112based on the voltage signals on the pair of bit lines of bit lines114[1] . . . 114[C] corresponding to the given memory cell 112.

Read circuit 150 is configured to generate one or more data signals (notshown) based on the determined logical states of memory cells 112, andon one or more control signals (not shown) received from read controlcircuit 160.

In some embodiments, read circuit 150 is configured to generate the oneor more data signals based on an entirety of the columns of memory cells112 during a read operation. In some embodiments, during a readoperation, read circuit 150 is configured to generate one or more datasignals based on one or more subsets of the columns of memory cells 112,memory circuit 100 thereby being configured in part to operate at leastone segment, e.g., segment 110A, of memory array 110 separately from atleast one other segment, e.g., segment 110B, of memory array 110. Insome embodiments, read circuit 150 is configured to generate one or moredata signals based on one or more subsets of the columns of memory cells112 by masking one or more voltage signals on bit lines 114[1] . . .114[C] during a read operation.

In some embodiments, memory circuit 100 is configured so that readcircuit 150 generates one or more data signals based on the one or moresubsets of the columns of memory cells 112 being activated by rowdecoder 120 during a read operation as discussed above. In someembodiments, read circuit 150 includes read circuit 350 configured togenerate data signals X[1] . . . X[N] and W[1] . . . W[N], discussedbelow with respect to FIG. 3.

Read control circuit 160 is an electronic circuit configured to generateand output the one or more control signals to read circuit 150 based onone or more control signals (not shown) received from control circuit180 or from one or more circuits, e.g., processor 210 discussed belowwith respect to FIG. 2A, external to memory circuit 100.

Computation circuit 170 is an electronic circuit configured to receivethe one or more data signals from read circuit 150, and perform one ormore logical and/or mathematical operations based on the one or moredata signals and one or more control signals (not shown) received fromcontrol circuit 180 or from one or more circuits, e.g., processor 210discussed below with respect to FIG. 2A, external to memory circuit 100.

In some embodiments, memory circuit 100 is configured so that one ormore logical and/or mathematical operations performed by computationcircuit 170 are coordinated with one or more operations performed byread circuit 150, memory circuit 100 thereby being configured to performan in-memory computation. In some embodiments, memory circuit 100 isconfigured so that computation circuit 170 performs one or more logicaland/or mathematical operations in a sequence coordinated with a sequenceby which read circuit 150 determines logical states of memory cells 112.In some embodiments, memory circuit 100 is configured so that readcircuit 150 and computation circuit 170 operations are coordinated toperform a matrix computation as discussed below with respect to thenon-limiting examples of FIGS. 2C and 5.

In some embodiments, computation circuit 170 is configured to performthe one or more logical functions based on performing a first operationon a first subset of the one or more data signals and performing asecond operation on a second subset of the one or more data signals,memory circuit 100 thereby being configured in part to operate at leastone segment, e.g., segment 100A, of memory array 110 separately from atleast one other segment, e.g., segment 110B, of memory array 110.

In some embodiments, computation circuit 170 is configured to perform amatrix computation using the first subset of the one or more datasignals as input data and the second subset of the one or more datasignals as weight data. In some embodiments, computation circuit 170includes a multiplier-accumulator configured to perform amultiply-accumulate operation. In some embodiments, computation circuit170 includes operation circuit 370A and addition circuit 370B, discussedbelow with respect to FIG. 3.

Computation circuit 170 is configured to output data OUT on an outputport 100-O. Data OUT includes a plurality of voltage levels, eachvoltage level being carried on one or more electrical connections ofoutput port 100-O. In various embodiments, data OUT includes a same,greater, or lesser number of voltage levels as a number of voltagelevels included in data IN.

The plurality of voltage levels of data OUT are based on one or moreresults of the one or more logical and/or mathematical operations. Insome embodiments, one or more voltage levels are based on one or moreresults of a logical or mathematical operation performed by computationcircuit 170 on two or more data bits stored in memory array 110 andretrieved by read circuit 150. In various embodiments, memory circuit100 is configured to generate data OUT including none, one or more, orall of the plurality of voltage levels of data OUT representing alogical state of a memory cell 112 in memory array 110.

In the embodiment depicted in FIG. 1, memory array 110 is positionedbetween input port 100-I at the top of memory circuit 100 and outputport 100-O at the bottom of memory circuit 100. In some embodiments inwhich write circuit 130 and write control circuit 140 are positioned atthe bottom of memory array 110, and read circuit 150, read controlcircuit 160, and computation circuit 170 are positioned at the top ofmemory array 110, memory array 110 is positioned between input port100-I at the bottom of memory circuit 100 and output port 100-O at thetop of memory circuit 100. In various embodiments, memory array 110 ispositioned between input port 100-I and output port 100-O based on oneor both of input port 100-I or output port 100-O being positioned at aside or sides of memory circuit 100.

By the configuration discussed above, memory circuit 100, in operation,is capable of receiving data IN at input port 100-I, storing logicalstates based on data IN, performing one or more logical functions basedon the stored logical states, and generating data OUT at output port100-O. Memory circuit 100 is thereby configured to perform an in-memorycomputation in which data flows in the direction determined by thepositioning of input port 100-I and output port 100-O.

By including separately positioned input and output ports and in-memorycomputation, memory circuit 100 is capable of being included in circuitsin which data movement distances are reduced compared to approaches inwhich a memory circuit does not include one or both of separatelypositioned input and output ports or in-memory computation. By reducingdata movement distances, memory circuit 100 enables reduced power andsimplified circuit configurations by reducing parasitic capacitancesassociated with data bus lengths and/or numbers of data buffers comparedto approaches in which a memory circuit does not include one or both ofseparately positioned input and output ports or in-memory computation.

In some embodiments in which memory circuit 100 is configured to performin-memory computation by operating at least one segment of memory array110 separately from at least one other segment of memory array 110,memory circuit 100 is further capable of reducing data movementdistances compared to approaches in which a memory circuit includesmultiple memory arrays that do not include in-memory computation orsegmented arrays.

FIG. 2A is a diagram of a system 200A, in accordance with someembodiments. System 200A includes memory circuit 100, discussed abovewith respect to FIG. 1, and a processor 210. Processor 210 is anelectronic circuit configured to perform one or more logic operationsand is coupled with memory circuit 100 through a data bus BUS.

System 200A is an electronic or electromechanical system configured toperform one or more predetermined functions based on the one or morelogic operations performed by processor 210 and on data and in-memorycomputation operations performed by memory circuit 100 includingcomputation circuit 170, as discussed above with respect to FIG. 1. Invarious embodiments, system 200A is configured to perform one or morefunctions, e.g., a feed-forward or multiply-accumulate function, of aneural network.

In some embodiments, system 200A includes one or more circuits (notshown) in addition to memory circuit 100 and processor 210. In someembodiments, system 200A includes a network circuit, e.g., networkcircuit 200B discussed below with respect to FIG. 2B, that includes aplurality of memory circuits 100.

Data bus BUS is a plurality of electrical connections configured toconduct one or more signals between memory circuit 100 and processor210. Data bus BUS is coupled with input port 100-I and output port 100-Oof memory circuit 100 and is thereby configured to conduct one or bothof data IN from processor 210 to memory circuit 100 or data OUT frommemory circuit 100 to processor 210.

In some embodiments, data bus BUS is further coupled with memory circuit100 and is thereby configured to conduct one or more control or othersignals (not shown) between memory circuit 100 and processor 210.

By the configuration discussed above, system 200A including memorycircuit 100 is capable of realizing the benefits discussed above withrespect to memory circuit 100.

FIG. 2B is a diagram of a network circuit 200B, in accordance with someembodiments. Network circuit 200B includes multiple layers of memorycircuits 100, discussed above with respect to FIG. 1.

Network circuit 200B includes a number L of layers of memory circuits100 labeled 100-1 through 100-L, the layers including respective inputports 100-1-I through 100-L-I and output ports 100-1-O through 100-L-O.Input port 100-1-I is an input port of network circuit 200B, and outputport 100-L-O is an output port of network circuit 200B.

Output port 100-1-O is coupled with input port 100-2-I, and output port100-2-O is coupled with the input port of the adjacent layer (notshown), the pattern being repeated through input port 100-L-I such thatdata paths from input port 100-1-I to output port 100-L-O include eachone of memory circuits 100-1 through 100-L.

By the configuration discussed above, in operation, memory circuit 100-1receives data IN-1 at input port 100-1-I and outputs data OUT-1 onoutput port 100-1-O, and memory circuit 100-2 receives data OUT-1 asdata IN-2 at input port 100-2-I and outputs data OUT-2 on output port100-2-O, the pattern being repeated such that data flows from input port100-1-I to output port 100-L-O through each one of memory circuits 100-1through 100-L.

In the embodiment depicted in FIG. 2B, network circuit 200B includes thenumber L layers of memory circuits 100 equal to three. In variousembodiments, network circuit 200B includes the number L layers of memorycircuits 100 fewer or greater than three.

In the embodiment depicted in FIG. 2B, input ports 100-1-I through100-L-I are positioned at the tops of respective memory circuits 100-1through 100-L, and output ports 100-1-O through 100-L-O are positionedat the bottoms of respective memory circuits 100-1 through 100-L, sothat, in operation, data flows from input port 100-1-I at the top ofnetwork circuit 200B to output port 100-L-O at the bottom of networkcircuit 200B. In some embodiments, input ports 100-1-I through 100-L-Iare positioned at the bottoms of respective memory circuits 100-1through 100-L, and output ports 100-1-O through 100-L-O are positionedat the tops of respective memory circuits 100-1 through 100-L, so that,in operation, data flows from input port 100-1-I at the bottom ofnetwork circuit 200B to output port 100-L-O at the top of networkcircuit 200B.

In various embodiments, one or more subsets of input ports 100-1-Ithrough 100-L-I and/or one or more subsets of output ports 100-1-Othrough 100-L-O are positioned on respective memory circuits 100-1through 100-L at one or more locations other than those depicted in FIG.2B so that, in operation, data flows in more than one direction withinnetwork circuit 200B. In some embodiments, network circuit 200B includesmemory circuits 100-1 through 100-L arranged in multiple rows and/orcolumns so that, in operation, data flows in a multi-directionalpattern, e.g., a serpentine pattern, within network circuit 200B.

In various embodiments, the input and output ports of each layer ofnetwork circuit 200B have a same number of electrical connections, or atleast one pair of input and output ports of adjacent layers of networkcircuit 200B has one or more numbers of electrical connections differentfrom one or more numbers of electrical connections of one or more otherpairs of input and output ports of adjacent layers of network circuit200B.

In various embodiments, the memory circuits 100 of each layer of networkcircuit 200B are configured to output and receive data having a samenumber of data bits, or at least one pair of memory circuits 100 ofadjacent layers of network circuit 200B is configured to output andreceive data having a number of data bits different from a number ofdata bits of data output and received by one or more other pairs ofmemory circuits 100 of adjacent layers of network circuit 200B.

In some embodiments, the data output on an output port of a memorycircuit 100 of a given layer of network circuit 200B is the same data asthe data received at the input port of the memory circuit of thecorresponding adjacent layer of network circuit 200B. In variousembodiments, one or more of the data output from a given layer is asubset or a superset of the data received at the corresponding adjacentlayer, the data output from a given layer includes data received by acircuit, e.g., processor 210 discussed above with respect to FIG. 2A,other than the corresponding adjacent layer, or the data received at thecorresponding adjacent layer includes data output from a circuit, e.g.,processor 210 discussed above with respect to FIG. 2A, other than thegiven layer.

Because each one of memory circuits 100-1 through 100-L includescomputation circuit 170, discussed above with respect to FIG. 1, andnetwork circuit 200B includes memory circuits 100-1 through 100-Lconfigured as discussed above, network circuit 200B is configured toperform a series of computations in which the computational results ofeach one of memory circuits 100-1 through 100-(L-1) are included in oneor more computations performed by each one of corresponding memorycircuits 100-2 through 100-L. Network circuit 200B is thereby configuredto perform a layered computational operation based on data received atinput port 100-1-I and to output the results of the layeredcomputational operation on output port 100-L-O.

In some embodiments, network circuit 200B includes at least one memorycircuit 100 configured to operate at least one segment of memory array110 separately from at least one other segment of memory array 110. Insome embodiments, e.g., a neural network circuit 200C discussed belowwith respect to FIG. 2C, network circuit 200B includes at least onememory circuit 100 including computation circuit 170 configured toperform a matrix computation using data stored in segment 110A of memoryarray 110 as input data and data stored in segment 110B of memory array110 as weight data.

By the configuration discussed above, data movement distances in networkcircuit 200B are reduced compared to approaches in which a networkcircuit does not include memory circuits 100 such that data flows in agiven direction and in which in-memory computation is performed withinthe data flow. By reducing data movement distances, network circuit 200Benables reduced power and simplified circuit configurations compared toapproaches in which a network circuit does not include memory circuitsthat include one or both of separately positioned input and output portsor in-memory computation, as discussed above with respect to memorycircuit 100.

In some embodiments in which network circuit 200B includes at least onememory circuit 100 configured to perform in-memory computation byoperating at least one segment, e.g., segment 110A, of memory array 110separately from at least one other segment, e.g., segment 110B, ofmemory array 110, network circuit 200B is further capable of reducingdata movement distances compared to approaches in which a networkcircuit includes multiple memory arrays that do not include in-memorycomputation or segmented arrays.

FIG. 2C is a diagram of neural network circuit 200C, in accordance withsome embodiments. Neural network circuit 200C is a non-limiting exampleof network circuit 200B, discussed above with respect to FIG. 2B, inwhich L-1 layers of memory circuits 100 are configured as hidden layersof a deep learning neural network.

Neural network circuit 200C includes memory circuits 100-1 through100-L, discussed above with respect to FIG. 2B, and an input layer 200Icoupled with input port 100-1-I of memory circuit 100-1. Input layer200I includes an input port 20014 of neural network circuit 200C, andmemory circuit 100-L is configured as an output layer of neural networkcircuit 200C by including output port 100-L-O configured as an outputport of neural network circuit 200C.

In neural network circuit 200C, each of memory circuits 100-1 through100-L includes segments 110A and 110B, and computation circuit 170configured to perform one or more matrix computations on data signalsbased on segments 110A and 110B, as discussed above with respect toFIG. 1. The one or more matrix computations are represented in FIG. 2Cas intersecting line segments in each instance of computation circuit170.

In some embodiments, the instances of computation circuit 170 areconfigured to perform a same one or more matrix computations on a sameportion or all of the data signals based on segments 110A and 110B. Invarious embodiments, the instances of computation circuit 170 areconfigured so that at least one instance of computation circuit 170 isconfigured to perform one or more matrix computations different from oneor more matrix computations performed based on a configuration of atleast one other instance of computation circuit 170. In variousembodiments, the instances of computation circuit 170 are configured sothat at least one instance of computation circuit 170 is configured toperform one or more matrix computations on a portion or all of the datasignals different from a portion or all of the data signals on which oneor more matrix computations are performed based on a configuration of atleast one other instance of computation circuit 170.

Input layer 200I is an electronic circuit configured to receive one ormore data and/or control signals and, responsive to the one or more dataand/or control signals, output data IN-1 to input port 100-1-I. DataIN-1 includes a number M1 of input data bits X1-XM1 and a number N1 ofweight data bits W1-WN1.

Memory circuit 100-1 is configured to store bit data corresponding toinput data bits X1-XM1 in segment 110A and bit data corresponding toweight data bits W1-WN1 in segment 110B, perform the one or more matrixcomputations by combining the data stored in segment 110A with the datastored in segment 110B, and output data OUT-1 to output port 100-1-O.Data OUT-1 includes a number M2 of input data bits X1-XM2 and a numberN2 of weight data bits W1-WN2.

Memory circuit 100-2 is configured to receive data OUT-1 as data IN-2 atinput port 100-2-I, store bit data corresponding to input data bitsX1-XM2 in segment 110A and bit data corresponding to weight data bitsW1-WN2 in segment 110B, perform the one or more matrix computations bycombining the data stored in segment 110A with the data stored insegment 110B, and output data OUT-2 to output port 100-2-O. Data OUT-2includes a number M3 of input data bits X1-XM3 and a number N3 of weightdata bits W1-WN3.

Memory circuit 100-L is configured to receive data IN-L at input port100-L-I, store bit data corresponding to input data bits X1-XML insegment 110A and bit data corresponding to weight data bits W1-WNL insegment 110B, perform the one or more matrix computations by combiningthe data stored in segment 110A with the data stored in segment 110B,and output data OUT-L to output port 100-L-O. Data OUT-L includes anumber K of data bits Y1-YK.

In some embodiments, numbers M1-M(L-1) are a same number of input databits and numbers N1-N(L-1) are a same number of weight data bits. Invarious embodiments, at least one of numbers M1-M(L-1) is different fromat least one other of numbers M1-M(L-1) and/or at least one of numbersN1-N(L-1) is different from at least one other of numbers N1-N(L-1). Invarious embodiments the number K of data bits Y1-YK is the same as ordifferent from at least one of numbers M1-M(L-1) and/or numbersN1-N(L-1).

By the configuration discussed above, in operation, memory circuit 100-1performs a matrix computation on input data bits X1-XM1 and weight databits W1-WN1 to generate input data bits X1-XM2 and weight data bitsW1-WN2, and memory circuit 100-2 performs a matrix computation on inputdata bits X1-XM2 and weight data bits W1-WN2 to generate input data bitsX1-XM3 and weight data bits W1-WN3, the pattern being repeated such thatdata flows from input port 100-1-I to output port 100-L-O through eachone of memory circuits 100-1 through 100-L.

Because neural network circuit 200C includes input layer 200I betweeninput port 20014 and memory circuit 100-1, and memory circuit 100-(L-1)is separated from output port 100-L-O by memory circuit 100-L configuredas an output layer, memory circuits 100-1 through 100-(L-1) aresometimes referred to as hidden layers of neural network circuit 200C.

In some embodiments, neural network circuit 200C is included in a neuralnetwork, and each layer of neural network circuit 200C is a layer of theneural network. In some embodiments, each hidden layer of neural networkcircuit 200C is a multiplier-accumulator layer of a feed-forward neuralnetwork.

A neural network that includes neural network circuit 200C, includingmemory circuits 100-1 through 100-L configured as discussed above, isthereby capable of realizing the benefits discussed above with respectto network circuit 200B.

FIG. 3 is a diagram of a memory circuit 300, in accordance with someembodiments. Memory circuit 300 is usable as a portion of memory circuit100, discussed above with respect to FIG. 1.

Memory circuit 300 includes memory array segments 310X[1] . . . 310X[N]and 310W[1] . . . 310W[N] usable as all or a portion of memory array 110including segments 110A and 110B, a row decode circuit 320 usable as allor a portion of row decode circuit 120, write circuit 130, a readcircuit 350 usable as all or a portion of read circuit 150, andoperation circuit 370A and addition circuit 370B, collectively usable asall or a portion of computation circuit 170, as discussed above withrespect to FIG. 1.

Each one of memory array segments 310X[1] . . . 310X[N] and 310W[1] . .. 310W[N] corresponds to a segment 110A or 110B and includes at leastone column of memory cells 112 coupled with a bit line of bit linesBLX[1A] . . . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A] . . . BLW[NA], orBLW[1B] . . . BLW[NB] corresponding to a bit line of bit lines 114[1] .. . 114[C], discussed above with respect to FIG. 1. In the embodimentdepicted in FIG. 3, a given memory cell 112 is coupled with a single bitline of bit lines BLX[1A] . . . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A]. . . BLW[NA], or BLW[1B] . . . BLW[NB]. In some embodiments, a givenmemory cell 112 is coupled with a pair of bit lines of bit lines BLX[1A]. . . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A] . . . BLW[NA], or BLW[1B]. . . BLW[NB].

In the embodiment depicted in FIG. 3, each one of memory array segments310X[1] . . . 310X[N] and 310W[1] . . . 310W[N] includes two columns ofmemory cells 112. In various embodiments, one or more of memory arraysegments 310X[1] . . . 310X[N] or 310W[1] . . . 310W[N] includes one orgreater than two columns of memory cells 112.

In the embodiment depicted in FIG. 3, each one of memory array segments310X[1] . . . 310X[N] and 310W[1] . . . 310W[N] includes a same numberof columns of memory cells 112. In some embodiments, one or more ofmemory array segments 310X[1] . . . 310X[N] includes a first number ofcolumns of memory cells 112 and one or more of memory array segments310W[1] . . . 310W[N] includes a second number of columns of memorycells 112 different from the first number of columns of memory cells112.

Memory array segments 310X[1] . . . 310X[N] and 310W[1] . . . 310W[N]are positioned such that each memory array segment 310X[n] is adjacentto a corresponding memory array segment 310W[n].

A given row of memory cells 112 thereby includes a first subset ofmemory cells 112 in memory array segments 310X[1] . . . 310X[N]alternating with a second subset of memory cells 112 in memory arraysegments 310W[1] . . . 310W[N]. The first subset of memory cells 112 ofa given row m is coupled with one of word lines 316X[m], and the secondsubset of memory cells 112 of the given row m is coupled with one ofword lines 316W[m].

In some embodiments, a given row m of memory cells 112 includes a memorycell 412X coupled with a word line 316X[m] and a memory cell 412Wcoupled with a word line 316W[m], discussed below with respect to FIG.4.

Row decode circuit 320 is configured to output word line signals WX[1] .. . WX[M] corresponding to the first subset of memory cells 112 on wordlines 316X[1] . . . 316X[M], and to output word line signals WW[1] . . .WW[M] corresponding to the second subset of memory cells 112 on wordlines 316W[1] . . . 316W[M].

Row decode circuit 320 is thereby configured to, during a read or writeoperation, select the first subset of memory cells 112 of a row m bygenerating word line signal WX[m] on the corresponding word line316X[m], and/or to select the second subset of memory cells 112 of therow m by generating word line signal WW[m] on the corresponding wordline 316W[m].

Because write circuit 130 is configured to generate the voltage levelson bit lines BLX[1A] . . . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A] . . .BLW[NA], and BLW[1B] . . . BLW[NB] based on data IN received at inputport 100-I, memory circuit 300 is thereby configured, in a writeoperation, to write a first subset of data IN to memory array segments310X[1] . . . 310X[N], write a second subset of data IN to memory arraysegments 310W[1] . . . 310W[N], or write an entirety of data IN tomemory array segments 310X[1] . . . 310X[N] and 310W[1] . . . 310W[N].

Read circuit 350 includes a plurality of sense amplifiers SA coupledwith bit lines BLX[1A] . . . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A] . .. BLW[NA], and BLW[1B] . . . BLW[NB] through a plurality of selectioncircuits SEL. In the embodiment depicted in FIG. 3, a given senseamplifier SA is coupled with a pair of bit lines of bit lines BLX[1A] .. . BLX[NA], BLX[1B] . . . BLX[NB], BLW[1A] . . . BLW[NA], or BLW[1B] .. . BLW[NB] through a corresponding selection circuit SEL.

In some embodiments, read circuit does not include a plurality ofselection circuits SEL, and a given sense amplifier SA is coupled with asingle bit line of bit lines BLX[1A] . . . BLX[NA], BLX[1B] . . .BLX[NB], BLW[1A] . . . BLW[NA], or BLW[1B] . . . BLW[NB]. In someembodiments, a given sense amplifier SA is coupled with greater than twobit lines of bit lines BLX[1A] . . . BLX[NA], BLX[1B] . . . BLX[NB],BLW[1A] . . . BLW[NA], or BLW[1B] . . . BLW[NB] through a correspondingselection circuit SEL.

In some embodiments, a selection circuit SEL includes a multiplexer. Insome embodiments, read circuit 350 does not include a selection circuitSEL, and each one of memory array segments 310X[1] . . . 310X[N] and/or310W[1] . . . 310W[N] includes a selection circuit SEL.

Each sense amplifier SA is an electronic circuit configured to determinethe logical state of a corresponding selected memory cell 112 during aread operation. A first subset of sense amplifiers SA is coupled withthe first subsets of the rows of memory cells 112 corresponding tomemory array segments 310X[1] . . . 310X[N], and a second subset ofsense amplifiers SA is coupled with the second subsets of the rows ofmemory cells 112 corresponding to memory array segments 310W[1] . . .310W[N].

The first subset of sense amplifiers SA is configured to generate datasignals X[1] . . . X[N] having voltage levels based on the logicalstates of the corresponding selected memory cells 112 during a readoperation, and the second subset of sense amplifiers SA is configured togenerate data signals W[1] . . . W[N] having voltage levels based on thelogical states of the corresponding selected memory cells 112 during aread operation.

In some embodiments, each sense amplifier SA of the first subset ofsense amplifiers SA includes a latch circuit configured to generate datasignals X[1] . . . X[N] having latched voltage levels. In someembodiments, each sense amplifier SA of the second subset of senseamplifiers SA includes a latch circuit configured to generate datasignals W[1] . . . W[N] having latched voltage levels.

Operation circuit 370A includes the number N of logic units 372. An nthlogic unit 372 is configured to receive a pair of data signals X[n] andW[n], perform one or more logic or mathematical operations based on thevoltage levels of data signals X[n] and W[n], and generate a signal R[n]of signals R[1] . . . R[N] having a voltage level representing a resultof the one or more logic or mathematical operations.

In various embodiments, the nth logic unit 372 is configured to performthe one or more logic or mathematical operations based solely on datasignals X[n] and W[n], or to perform the one or more logic ormathematical operations based on one or more data signals (not shown) inaddition to data signals X[n] and W[n].

In various embodiments, logic units 372 are configured to perform one ormore of an OR, NOR, XOR, AND, NAND, or multiplication operation, or oneor more other operations suitable for processing two or more data bits.

In some embodiments, each logic unit 372 is configured to perform a samelogic or mathematical operation. In various embodiments, at least onelogic unit 372 is configured to perform a logic or mathematicaloperation different from one or more logic or mathematical operationsperformed by one or more other logic units 372.

In some embodiments, each logic unit 372 is configured to perform a samelogic or mathematical operation during all operations. In variousembodiments, at least one logic unit 372 is configurable so as toperform at least one logic or mathematical operation of a plurality ofvarying logic or mathematical operations responsive to one or morereceived signals (not shown).

By the configuration discussed above, memory circuit 300 is capable ofperforming an in-memory computation by coordinating read circuit 350generating data signals X[n] and W[n] with operation circuit 170Aperforming one or more logical and/or mathematical operations on datasignals X[n] and W[n].

By the configuration discussed above, operation circuit 370A is capableof performing multiple logic and/or mathematical operations on datastored in memory cells 112 by operating on data in memory array segments310X[1] . . . 310X[N] separately from data in respective memory arraysegments 310W[1] . . . 310W[N].

In some embodiments, memory circuit 300 is configured to, in anin-memory computing operation, use a first sense amplifier SA togenerate a latched one of data signals X[n] or W[n], use a correspondingsecond sense amplifier SA to dynamically generate the other one of datasignals X[n] or W[n] by sequentially selecting memory cells 112 frommultiple rows in a given column, and use an nth logic unit 372 torepeatedly perform a given logic or mathematical operation to generatesignal R[n]. Memory circuit 300 is configured to sequentially selectmemory cells 112 from multiple rows in a given column by generatingeither word line signal WX[m] on a word line 316X[m] or word line signalWW[m] on a word line 316W[m] while changing values of m.

In various embodiments, memory circuit 300 is configured to, in anin-memory computing operation, sequentially select memory cells 112 bystepping values of m from 1 through M, from M through 1, from 1 to avalue less than M, from M to a value greater than 1, or using anotherorder to change values of m within the span of 1 through M.

In some embodiments, memory circuit 300 is configured such that, in anin-memory computing operation, operation circuit 370A repeats the nthlogic unit 372 repeatedly performing the given logic or mathematicaloperation to generate signal R[n] for multiple values of n.

In various embodiments, memory circuit 300 is configured to, in anin-memory computing operation, generate signal R[n] for multiple valuesof n by using each value of n from 1 through N or by using a subset ofvalues of n from within the span of 1 through N. In various embodiments,memory circuit 300 is configured to, in an in-memory computingoperation, generate signal R[n] for multiple values of n by usingmultiple logic units 372 in parallel, in series, or in a combination ofparallel and series operation.

In some embodiments, memory circuit 300 is configured to perform anon-limiting example of an in-memory computing operation discussed belowwith respect to FIG. 5.

Addition circuit 370B is configured to receive signals R[1] . . . R[N],perform an addition operation based on the results represented by thevoltage levels of signals R[1] . . . R[N], generate data OUT, and outputdata OUT on output port 100-O.

In some embodiments, addition circuit 370B is configured to perform theaddition operation by adding each of the results of an nth logic unit372 repeatedly performing the given logic or mathematical operationrepresented by signal R[n] for each signal R[n] of signals R[1] . . .R[N]. In various embodiments, addition circuit 370B is configured toperform the addition operation by adding one or more subsets of theresults of the nth logic unit 372 repeatedly performing the given logicor mathematical operation represented by signal R[n] for each signalR[n] of signals R[1] . . . R[N].

In various embodiments, addition circuit 370B is configured to generatedata OUT having N data bits, fewer than N data bits, or greater than Ndata bits.

By the configuration discussed above, memory circuit 300 is capable ofperforming a series of in-memory computing operations, e.g., a matrixcomputation, based on data in memory array segments 310X[1] . . .310X[N] separate from data in respective memory array segments 310W[1] .. . 310W[N]. A memory circuit 100, system 200A, or network circuit 200Bincluding memory circuit 300 is thereby capable of realizing thebenefits discussed above with respect to memory circuit 100, system200A, and network circuit 200B.

In embodiments in which memory circuit 300 is configured to dynamicallygenerate one of data signals X[n] or W[n] by sequentially selectingmemory cells 112 from multiple rows in a given column with the other ofdata signals X[n] or W[n] latched, memory circuit 300 enables reducedpower and simplified circuit configurations compared to approaches inwhich a memory circuit does not dynamically generate a first data signalwith a second data signal.

FIG. 4 is a diagram of a memory cell circuit 400, in accordance withsome embodiments. Memory cell circuit 400 is usable as a portion of amemory circuit 100 or 300, discussed above with respect to FIGS. 1 and3.

Memory cell circuit 400 includes word line 316X[m] configured to carryword line signal WX[m] and word line 316W[m] configured to carry wordline signal WW[m], discussed above with respect to FIG. 3. Memory cellcircuit 400 also includes memory cells 412X and 412W, each usable as amemory cell 112, and bit lines BL and BLB, each usable as a bit line ofbit lines 114[1] . . . 114[C], each discussed above with respect to FIG.1.

FIG. 4 depicts memory cell circuit 400 including one each of memorycells 412X and 412W for the purpose of illustration. In variousembodiments, memory cell circuit 400 includes greater than one each ofone or both of memory cells 412X and 412W.

Each one of memory cells 412X and 412W is configured as a 6T SRAM cellby including power nodes VDD and VSS, PMOS transistors P1 and P2, andNMOS transistors N1, N2, N3, and N4, in which each pair of transistorpairs P1 and N1, and P2 and N2, is configured as an inverter coupledbetween power nodes VDD and VSS.

Gates of transistors P2 and N2 are coupled together, to drain terminalsof transistors P1 and N1, and to one of a source or drain terminal oftransistor N3. The other of the source or drain terminal of transistorN3 is coupled with bit line BL.

Gates of transistors P1 and N1 are coupled together, to drain terminalsof transistors P2 and N2, and to one of a source or drain terminal oftransistor N4. The other of the source or drain terminal of transistorN4 is coupled with complementary bit line BLB. Transistor pairs P1 andN1, and P2 and N2, are thereby cross-coupled and configured to beselectively coupled with bit lines BL and BLB through respectivetransistors N3 and N4.

Memory cell 412X includes the gates of transistors N3 and N4 coupledwith word line 316X[m], and is thereby configured to be coupled with bitlines BL and BLB responsive to word line signal WX[m]. Memory cell 412Wincludes the gates of transistors N3 and N4 coupled with word line316W[m], and is thereby configured to be coupled with bit lines BL andBLB responsive to word line signal WW[m].

Memory cell circuit 400 is thereby configured to selectively activateone or both of memory cells 412X or 412W in a read or write operation. Amemory circuit 100 or 300 including memory cell circuit 400 is therebycapable of realizing the benefits discussed above with respect to memorycircuit 100, system 200A, and network circuit 200B.

FIG. 5 is a plot of memory circuit operating parameters, in accordancewith some embodiments. FIG. 5 depicts a non-limiting example of anin-memory computing operation in which a data signal W1[m] is latchedwhile a data signal X1[m] is dynamically generated by stepping from m=Mto m=1 based on a clock signal CLK. Data signals W1[m] and X1[m] arenon-limiting examples of respective data signals W[n] and X[n],discussed above with respect to FIG. 3, for a case in which n=1.

For the purpose of illustration, data signals W1[m] and X1[m] includepulses that do not indicate a particular logic state determined by asense amplifier SA. Instead, the data signal pulses indicate that asense amplifier SA is actively outputting a data signal W1[m] or X1[m]based on any determined logic state of a selected memory cell 112. Clocksignal CLK includes pulses that indicate step numbers.

Data signal W1[M] is active from step 1 though step M, illustrating thatthe corresponding sense amplifier SA is outputting data signal W1[M]latched to a voltage level indicating a logic state of the memory cell112 in row M of a given column in memory array segment 310W[1].

Data signal W1[M−1] is active from step M+1 though step 2M (not shown),illustrating that the corresponding sense amplifier SA is outputtingdata signal W1[M−1] latched to a voltage level indicating a logic stateof the memory cell 112 in row M−1 of the given column in memory arraysegment 310W[1].

Data signal X1[M] is active during steps 1 and M+1, illustrating thatthe corresponding sense amplifier SA is outputting data signal X1[M] ata voltage level indicating a logic state of the memory cell 112 in row Mof a given column in memory array segment 310X[1] only during a firststep in a sequence of M steps.

Data signal X1[M−1] is active during steps 2 and M+2, illustrating thatthe corresponding sense amplifier SA is outputting data signal X1[M−1]at a voltage level indicating a logic state of the memory cell 112 inrow M−1 of the given column in memory array segment 310X[1] only duringa second step in the sequence of M steps.

Data signal X1[M−2] is active during steps 3 and M+3 (not shown),illustrating that the corresponding sense amplifier SA is outputtingdata signal X1[M−2] at a voltage level indicating a logic state of thememory cell 112 in row M−2 of the given column in memory array segment310X[1] only during a third step in the sequence of M steps.

Data signal X1[1] is active during steps M and 2M, illustrating that thecorresponding sense amplifier SA is outputting data signal X1[1] at avoltage level indicating a logic state of the memory cell 112 in row 1of the given column in memory array segment 310X[1] only during the Mthstep in the sequence of M steps.

Steps 1 through M correspond to a first portion of a matrix computationin which a given logic operation is repeatedly performed, e.g., usingoperation circuit 370A discussed above with respect to FIG. 3, bycombining latched data signal W1[M] with data signals X1[M] throughX1[1] sequentially selected at each step. Similarly, steps M+1 through2M correspond to a second portion of the matrix computation in which thegiven logic operation is repeatedly performed by combining latched datasignal W1[M−1] with data signals X1[M] through X1[1] sequentiallyselected at each step. Additional portions of the matric computationcorrespond to combining each of latched data signals W1[M−2] throughW1[1] with data signals X1[M] through X1[1] sequentially selected atcorresponding steps.

.To complete the matrix computation, the results of each logic operationperformed on the combination of data signals W[1] . . . [M] and X[1] . .. X[M] are summed, e.g., using addition circuit 370B discussed abovewith respect to FIG. 3.

In some embodiments, data signals W[M−2] through W[1] correspond toweight data, and data signals X[M] through X[1] correspond to input dataof a multiply-accumulate operation.

In some embodiments, for cases in which n>1, steps 1 through M arerepeated for each value of m and n, thereby resulting in the followingmatrix multiplication operation:

The output OUT of the matrix multiplication operation is represented bythe equation:

$\begin{matrix}{{OUT} = {\sum\limits_{i = 0}^{n}{X_{i} \cdot W_{i}}}} & \lbrack 2\rbrack\end{matrix}$wherein Xi represents data signals Xi[1] through Xi[M] and Wi representsdata signals Wi[1] through Wi[M].

A memory circuit 100 or 300 configured to perform an in-memory computingoperation in accordance with the non-limiting example depicted in FIG. 5is capable of operating one memory array segment separately from atleast one other memory array segment and is thereby capable of realizingthe benefits discussed above with respect to memory circuit 100, system200A, and network circuit 200B.

FIG. 6 is a flowchart of a method 600 of performing an in-memorycomputation, in accordance with one or more embodiments. Method 600 isusable with a memory circuit, e.g., memory circuit 100 discussed abovewith respect to FIG. 1, a system, e.g., system 200A discussed above withrespect to FIG. 2A, or a network circuit, e.g., network circuit 200Bdiscussed above with respect to FIG. 2B.

The sequence in which the operations of method 600 are depicted in FIG.6 is for illustration only; the operations of method 600 are capable ofbeing executed in sequences that differ from that depicted in FIG. 6. Insome embodiments, operations in addition to those depicted in FIG. 6 areperformed before, between, during, and/or after the operations depictedin FIG. 6.

In some embodiments, some or all of the operations of method 600 are asubset of operations of a method of performing a memory circuit ornetwork, e.g., neural network, computation. In some embodiments, some orall of the operations of method 600 are used to perform an in-memorycomputing operation in accordance with the non-limiting example depictedin FIG. 5.

At operation 610, in some embodiments, input data is received at aninput port of a memory circuit. The memory circuit includes a memoryarray positioned between the input port and an output port, a writecircuit positioned between the input port and the memory array, and aread circuit positioned between the memory array and the output port.

In some embodiments, receiving the input data at the input port includesreceiving input data IN at input port 100-I, discussed above withrespect to FIG. 1.

In some embodiments, receiving the input data at the input port includesreceiving data from an output port of another memory circuit. In someembodiments, receiving the input data at the input port includesreceiving data at one of memory circuits 100-2 through 100-L from anadjacent one of memory circuits 100-1 through 100-(L-1), discussed abovewith respect to FIG. 2.

At operation 620, in some embodiments, a first subset of the input datais stored in a first segment of the memory array and a second subset ofthe input data is stored in a second segment of the memory array. Insome embodiments, storing the first subset in the first segment and thesecond subset in the second segment includes storing input data in oneof the first or second segments and weight data in the other of thefirst or second segments.

Storing the first subset of the input data in the first segment and thesecond subset in the second segment includes storing the first andsecond subsets using the write circuit separate from the read circuit.In some embodiments, storing the first and second subsets includes usingthe write circuit at a first end of the columns of the memory arrayopposite a second end of the columns of the memory array at which theread circuit is positioned. In some embodiments, storing the first andsecond subsets includes using write circuit 130, discussed above withrespect to FIGS. 1 and 3.

In some embodiments, storing the first subset in the first segmentincludes storing the first subset in one of memory array segments310X[1] . . . 310X[N], and storing the second subset in the secondsegment includes storing the second subset in one of memory arraysegments 310W[1] . . . 310W[N], discussed above with respect to FIG. 3.

At operation 630, in some embodiments, a first data bit from a firstcolumn of memory cells in one of the first segment of the memory arrayor the second segment of the memory array is latched. In someembodiments, latching the first data bit includes latching a weight bitof weight data. In some embodiments, latching the first data bitincludes latching an input bit of input data.

In some embodiments, latching the first data bit includes latching thefirst data bit with a sense amplifier of the read circuit. In someembodiments, latching the first data bit includes selecting the firstcolumn using a selection circuit, e.g., a multiplexer. In someembodiments, latching the first data bit includes latching one of datasignals X[n] or W[n], discussed above with respect to FIG. 3.

At operation 640, in some embodiments, a plurality of second data bitsfrom a second column of memory cells in the other of the first segmentor the second segment is sequentially read. In some embodiments,sequentially reading the second data bits includes sequentially readinginput data bits of input data. In some embodiments, sequentially readingthe second data bits includes sequentially reading weight data bits ofweight data.

In some embodiments, sequentially reading the second data bits includessequentially reading the second data bits with a sense amplifier of theread circuit. In some embodiments, sequentially reading the second databits includes selecting the second column using a selection circuit,e.g., a multiplexer. In some embodiments, sequentially reading thesecond data bits includes sequentially reading one of data signals X[n]or W[n], discussed above with respect to FIG. 3.

At operation 650, in some embodiments, a logic operation is performed oneach combination of the latched first data bit and each second data bitof the plurality of second data bits. In various embodiments, performingthe logic operation includes one or more of performing an OR, NOR, XOR,AND, NAND, or multiplication operation, or one or more other operationssuitable for processing at least two data bits. In some embodiments,performing the logic operation includes combining a weight data bit withan input data bit.

Performing the logic operation includes using a logic circuit. In someembodiments, performing the logic operation includes using computationcircuit 170, discussed above with respect to FIG. 1. In someembodiments, performing the logic operation includes using a logic unit372, discussed above with respect to FIG. 3.

At operation 660, in some embodiments, one or more or all of operations630 through 650 are repeated. In some embodiments, repeating one or moreor all of operations 630 through 650 includes latching a third data bitfrom the first column of memory cells, sequentially reading theplurality of second data bits from the second column of memory cells,and performing the logic operation on each combination of the latchedthird data bit and each second data bit of the plurality of second databits.

In some embodiments, repeating one or more or all of operations 630through 650 includes repeating the operations of latching a given databit, sequentially reading a corresponding plurality of data bits, andperforming the logic operation on the resultant combinations for aplurality of columns in respective first and second memory arraysegments. In some embodiments, the respective first and second memoryarray segments are memory array segments 310W[1] . . . 310W[N] and310X[1] . . . 310X[N], discussed above with respect to FIG. 3.

At operation 670, in some embodiments, a sum is calculated by addingsome or all of the results of performing the logic operation on eachcombination of each latched data bit and each sequentially read databit. In some embodiments, calculating the sum is part of performing amatrix computation. In some embodiments, calculating the sum is part ofperforming a matrix combination of weight and input data.

Calculating the sum includes using an addition circuit. In someembodiments, calculating the sum includes using computation circuit 170,discussed above with respect to FIG. 1. In some embodiments, calculatingthe sum includes using addition circuit 370B, discussed above withrespect to FIG. 3.

At operation 680, in some embodiments, the sum is output by the memorycircuit. Outputting the sum includes outputting the sum at the outputport of the memory circuit. In some embodiments, outputting the sumincludes outputting the sum at output port OUT, discussed above withrespect to FIG. 1.

At operation 690, in some embodiments, the sum is included in an inputto a layer of a network circuit. In some embodiments, including the sumin an input includes including the sum in an input to an input port ofanother memory circuit. In some embodiments, including the sum in aninput includes including the sum in an input to one of memory circuits100-2 through 100-(L-1), discussed above with respect to FIG. 2.

In some embodiments, including the sum in an input includes includingthe sum in an input to a layer of a neural network computation.

By executing some or all of the operations of method 600, some or all ofan in-memory computation is performed, thereby obtaining the benefitsdiscussed above with respect to memory circuit 100, system 200A, andnetwork circuit 200B.

In some embodiments, a circuit includes a memory array, a write circuitconfigured to store data in memory cells of the memory array, a readcircuit configured to retrieve the stored data from the memory cells ofthe memory array, and a computation circuit configured to perform one ormore logic operations on the retrieved stored data, wherein the memoryarray is positioned between the write circuit and the read circuit.

In some embodiments, a memory circuit includes a memory array includinga first segment of memory cells and a second segment of memory cells,and a computation circuit configured to perform a matrix computation bycombining first data retrieved from the memory cells of the firstsegment with second data retrieved from the memory cells of the secondsegment.

In some embodiments, method of performing an in-memory computationincludes latching a first data bit from a first column of memory cellsin one of a first segment of a memory array or a second segment of thememory array, sequentially reading a plurality of second data bits froma second column of memory cells in the other of the first segment or thesecond segment, and performing a logic operation on each combination ofthe latched first data bit and each second data bit of the plurality ofsecond data bits.

The foregoing outlines features of several embodiments so that thoseskilled in the art may better understand the aspects of the presentdisclosure. Those skilled in the art should appreciate that they mayreadily use the present disclosure as a basis for designing or modifyingother processes and structures for carrying out the same purposes and/orachieving the same advantages of the embodiments introduced herein.Those skilled in the art should also realize that such equivalentconstructions do not depart from the spirit and scope of the presentdisclosure, and that they may make various changes, substitutions, andalterations herein without departing from the spirit and scope of thepresent disclosure.

What is claimed is:
 1. A circuit comprising: a first memory array havingfirst memory cells configured to store data; a second memory arrayhaving second memory cells; a read circuit configured to retrieve thedata from the first memory cells of the first memory array; acomputation circuit configured to perform one or more logic operationsof a matrix computation on the retrieved data, wherein the retrieveddata is retrieved solely from the first memory cells of the first memoryarray, and the computation circuit is configured to output result datacomprising accumulated sum data based on the one or more logicoperations of the matrix computation; and a write circuit configured tostore the accumulated sum data in second memory cells of the secondmemory array.
 2. The circuit of claim 1, wherein the circuit isconfigured to coordinate the read circuit performing one or more readoperations with the computation circuit performing the one or more logicoperations of the matrix computation.
 3. The circuit of claim 1, furthercomprising: a plurality of first word lines coupled with a plurality ofrows of the first memory cells in a first segment of the first memoryarray; and a plurality of second word lines coupled with the pluralityof rows of the first memory cells in a second segment of the firstmemory array.
 4. The circuit of claim 3, wherein the computation circuitis configured to perform the one or more logic operations of the matrixcomputation by combining a first subset of the stored data retrievedfrom the first segment with a second subset of the stored data retrievedfrom the second segment.
 5. The circuit of claim 4, wherein the readcircuit comprises a latch circuit coupled with a first column of thefirst memory cells in one of the first segment or the second segment,and the computation circuit is configured to perform the one or morelogic operations of the matrix computation by sequentially combining adata bit stored in the latch circuit with a plurality of data bitsretrieved from a second column of the first memory cells in the other ofthe first segment or the second segment.
 6. The circuit of claim 4,wherein the accumulated sum data is provided in accordance with aformula Σ_(i-0) ^(n) Xi*Wi, wherein Xi represents data signals Xi[1]through Xi[M] and Wi represents data signals Wi[1] through Wi[M], whereM is an integer that represents a number of the plurality of rows. 7.The circuit of claim 1, further comprising an input port and an outputport, wherein the first memory array positioned between the input portand an output port, the write circuit positioned between the input portand the first memory array, and the read circuit is positioned betweenthe first memory array and the output port.
 8. The circuit of claim 1,further comprising a plurality of memory arrays wherein the plurality ofmemory arrays include the first memory array and the second memoryarray, and the write circuit is configured to receive data from a secondread circuit positioned between the write circuit and the second memoryarray.
 9. A circuit comprising: first memory cells configured to storedata; second memory cells; a read circuit configured to retrieve thedata from the first memory cells; a computation circuit configured toperform one or more logic operations of a matrix computation on theretrieved data, wherein the retrieved data is retrieved solely from thefirst memory cells of a first memory array, and the computation circuitis configured to output result data comprising accumulated sum databased on the one or more logic operations of the matrix computation; anda write circuit configured to store the accumulated sum data in thesecond memory cells.
 10. The circuit of claim 9, wherein the circuit isconfigured to coordinate the read circuit performing one or more readoperations with the computation circuit performing the one or more logicoperations of the matrix computation.
 11. The circuit of claim 9,further comprising: a plurality of first word lines coupled with aplurality of rows of the first memory cells in a first segment of thefirst memory array; and a plurality of second word lines coupled withthe plurality of rows of the first memory cells in a second segment ofthe first memory array.
 12. The circuit of claim 11, wherein thecomputation circuit is configured to perform the one or more logicoperation of the matrix computation by combining a first subset of thestored data retrieved from the first segment with a second subset of thestored data retrieved from the second segment.
 13. The circuit of claim12, wherein the read circuit comprises a latch circuit coupled with afirst column of the first memory cells in one of the first segment orthe second segment, and the computation circuit is configured to performthe one or more logic operations of the matrix computation bysequentially combining a data bit stored in the latch circuit with aplurality of data bits retrieved from a second column of the firstmemory cells in the other of the first segment or the second segment.14. The circuit of claim 12, wherein the accumulated sum data isprovided in accordance with a formula Σ_(i-0) ^(n) Xi*Wi, wherein Xirepresents data signals Xi[1] through Xi[M] and Wi represents datasignals Wi[1] through Wi[M], where M is an integer that represents anumber of the plurality of rows.
 15. The circuit of claim 9, furthercomprising an input port and an output port, wherein the first memorycells are positioned between the input port and the output port, and thewrite circuit is positioned between the input port and the first memorycells.
 16. The circuit of claim 9, wherein the write circuit isconfigured to receive data from a second read circuit.
 17. A circuitcomprising: a first memory array having first memory cells configured tostore data; second memory cells; a read circuit configured to retrievethe data from the first memory cells of the first memory array; acomputation circuit configured to perform one or more logic operationsof a matrix computation on the retrieved data, wherein the retrieveddata is retrieved solely from the first memory cells of the first memoryarray, and the computation circuit is configured to output result datacomprising accumulated sum data based on the one or more logicoperations of the matrix computation; and a write circuit configured tostore the accumulated sum data in second memory cells.
 18. The circuitof claim 17, further comprising a second memory array having the secondmemory cells, wherein the first memory array includes an output terminaland the second memory array is connected to the output terminal.
 19. Thecircuit of claim 17, further comprising: a plurality of first word linescoupled with a plurality of rows of the first memory cells in a firstsegment of the first memory array; and a plurality of second word linescoupled with the plurality of rows of the first memory cells in a secondsegment of the first memory array.
 20. The circuit of claim 19, whereinthe computation circuit is configured to perform the one or more logicoperations of the matrix computation by combining a first subset of thestored data retrieved from the first segment with a second subset of thestored data retrieved from the second segment.